

FIG. 1




FIG.2





FIG.3



**FIG. 4**

The diagram illustrates a data processing system architecture. A **BIT STREAM** enters a **DATA DEMULTIPLEXER** (1), which outputs **LB DATA** (8) to a series of **RAM** blocks (31-1 to 31-11). These RAM blocks are connected to a **FIFO/RAM WRITE CONTROLLER** (3A), which also receives **DVLD** (5) and **QID** (5) signals. The controller outputs **READ ADDRESS**, **WRITE ADDRESS**, and **WE** signals to the RAM blocks. The **WRITE ADDRESS** signal is also connected to a **START FLAG** (5) and **COUNT INFORMATION** (6). The **START FLAG** and **COUNT INFORMATION** are connected to a **MONITORING CONTROLLER** (8). The **MONITORING CONTROLLER** includes a **RESET INFORMATION** (23) block and a **DATA VALIDITY CHECK SECTION** (24). The **RESET INFORMATION** block is connected to a **CONTROLLER** (22) and a **BACK-END PROCESSOR** (7). The **DATA VALIDITY CHECK SECTION** is connected to the **CONTROLLER** and the **BACK-END PROCESSOR**. The **CONTROLLER** is connected to the **BACK-END PROCESSOR** and the **MONITORING CONTROLLER**. The **BACK-END PROCESSOR** outputs **TO SDRAM** and receives **NOTIFICATION OF COMPLETION** from the **CONTROLLER**. The **MONITORING CONTROLLER** also includes a **MONITORING CONTROLLER** (21) and a **MONITORING CONTROLLER** (61).

BIT STREAM

FIG.5





FIG. 6



BIT STREAM




FIG.8 (PRIOR ART)

